



Textbook: Computer Interfacing
Marold S. Stone



- i) Port initiated interrupts
- ii) Processor initiated periodic status checking.




Can
Used for high-speed I/O bursts (disk w/r)

DMA controller like a second processor, dedicated to I/O connects ports directly to memory.


DMA active \Rightarrow Processor idle

Processor - Memory Interface



for slow memories used to stretch the memory cycle if necessary.

I/O Interface



Program Controlled I/O : (no interrupt) Processor initiates

I/O Read

- i) Test Status and wait for ready
- ii) Load Command Reg. with READ command
- iii) Test Status and wait for ready
- iv) Read DATA, go to step 2 or 3

```

WAIT: IN STATPORT
      ANI 0000001B
      JZ WAIT
      OUT COMMANDPORT
WAIT2: IN STATPORT
      ANI 0000001B
      JZ WAIT2
      IN DATAPORT
    
```

I/O Write

- i) Test Status & wait for ready
- ii) Transfer output datum
- iii) Transfer a WRITE command.

Example: = A serial port (110 baud)
= 10 char/sec.

take 100 msec for every transfer.

Interrupt driven I/O "overhead is larger"

I/O Read interrupt

- i) The port A is enabled by the μP .
- ii) The I/O port completes data transfer and asserts INTERRUPT REQ.
- iii) After certain time μP answers, μP must begin device identification.

There are three ways:


* μP transmits INT ACK to whole I/O system.
The highest priority device with pending interrupt request, answers (responds by placing an identifier on I/O bus.)
Then μP executes a program related to this port.
(Daisy Chain Structure)

**) μP transmits INT ACK to each port individually starting with highest priority; When active device is detected corresponding program is executed.

***) The μP has distinct interrupt request lines for every device. (In 8085 : RST 7.5
RST 6.5
RST 5.5
INT TRAP)


- v) When port receives ACK it removes the request
- v) μP executes a program that accepts the datum read and issues another READ command if more data is to be read & returns to interrupted program.

ex



μP 's typically have interrupt mask bit. It changes state when interrupt is acknowledged, therefore during polling it will not be interrupted.

8085



```

ORG 0
JMP BEGIN

ORG 8
JMP RST1PGM

ORG 10H
JMP RST2PGM

.
.
.

ORG 20H
JMP RST5PGM


ORG 30H
JMP RST6PGM

```

```

RST1PGM = PUSH PSW
          IN PORT1
          STA SVPRM1
          POP PSW
          EI
          RET

```








I/O Write

- i) μP enables int. req. of I/O port and transmits to port output datum and a WRITE command
- ii) μP returns to other activity when data transfer is done, an INT REQ is received.
- iii) After certain time ACK is received, (PORT sends)
- iv) Device removes request

v) Another datum & WRITE command, go to step 2

8259 Programmable Interrupt Controller "PIC"




- i) One or more IR are raised
- ii) 8259 sends INT to CPU
- iii) CPU sends INTA
- iv) 8259 sends ϕ CDH to DB
 (Op-code of CPU instruction)
- v) CPU sends two more INTA
- vi) 8259 sends two more address bytes (Subroutine address)



Subroutine address for each level are separated by 4 or 8 bytes.

Interrupt controller must be programmed by ICW's (initialisation command words) and OCW's (Operation Command Words)

Fully Nested Mode → Special Fully Nested Mode
 Cascading PIC's:



remember $\overline{SP}/\overline{EN}$ pin of PIC:



Initialization of 8259's

```

MVI A, 110111101B ; ICW1
OUT 0 ; Port 0
MVI A, 00000001B ; ICW2
OUT 1 ; 1 send to Port 1
MVI A, 10000000B ; ICW3
OUT 1
MVI A, 00010010B ; ICW4
OUT 1
MVI A, 11111011B ; ICW1
OUT 2
MVI A, 00000001B ; ICW2
OUT 3
MVI A, 00000111B ; Cascade line address
OUT 3
MVI A, 00010010B ; ICW4
OUT 3
MVI A, 00000000B
OUT 1 ; OCW1
OUT 3 ; OCW1 for slave } interrupts non-masked
EI



```

```

READ1: PUSH PSW
        PUSH H
        IN PORT1
        ...
        POP H
        POP PSW
        EI
        RET

```

EXAMPLE "A system with 13 input ports. Each generates INT when input is ready. Interrupt routines must save the read data and must set the corresponding bit in a 16-bit word."




our interrupt subroutine start addresses:

1st 8259	{	01C0	} 13
		01C4	
		01C8	
		10C0	
		10C4	
		10C8	
		10D0	
		10D4	
		10D8	
		10E0	
		10E4	
		10E8	
End 8259		10F0	

clock Software Programmable Clock:

8253 Programmable Interval Timer :




A ₁	A ₀	
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Mode Word

* Three fully independent 16-bit presetable BCD or binary DOWN counters.

* Any counter can be read at any time

* Control words must be sent to each counter of 8253

Control Word



SC1	SC0	
0	0	Select Counter 0
0	1	" " 1
1	0	" " 2
1	1	Illegal

M2	M1	M0	
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5


RL1	RL0	
0	0	latch counter
0	1	Read/load most sig. byte
1	0	" " least " "
1	1	" " least first, then most

(To read the counter contents without disturbing the counting)


sequence of Typical initialization Counter:

5 in different modes of operation :

Mode 0 (Interrupt on terminal count)




MODE 1 (Programmable One-Shot)





"Retriggerable"


MODE 2 (Rate Generator)



Mode 3 (Square Wave Rate Generator)



Mode 4 (Software Triggered Strobe)




* Initialization of 8253

```

MVI A, 0F110110
                                mode 3 binary
OUT 0B7H ; Counter 0 Mode 3
MVI A, 156
OUT 0B4H
MVI A, 0
OUT 0B4H ; Counter ready to go.
MVI A, 01110000B ; Counter 1, mode 0
OUT 0B7H
MVI A, 194
OUT 0B5H
MVI A, 3
OUT 0B5H
EI
    
```

$$0B2 = \boxed{3} \ 194$$

Mode 5 (Hardware Triggered Strobe)



ORG 2CH

```

MVI A, 194
OUT 0B5H
MVI A, 3
OUT 0B5H
EI
RET
    
```

To reinitialize Counter 1 in Mode 0


Example: In a μp system we need to read an A/D port every 50 msec. and send it serially thru a 8251 at 19200 baud. Only clock available is 3 MHz. Show how you generate 19.2 kHz. and 50msec. period.

$$\frac{3 \times 10^6}{19.2 \times 10^3} = 156 < 64K$$

$$\frac{3 \times 10^6}{\frac{1}{0.05}} = 1.5 \times 10^5 > 64K \quad \text{we have to use 2 counters cascade.}$$

$$\frac{1.5 \times 10^5}{156} = 962 \quad 1.5 \times 10^5 = 156 \times 962$$


DIRECT MEMORY ACCESS



DMA interface

1. μP sends to DMA controller
 - a. Beginning address
 - b. Block length
 - c. Direction of Data flow (Mem \rightarrow I/O
I/O \rightarrow Mem)
 - d. Port ID.
 - e. End of block action (INT or not)
2. μP returns to other activities.
3. DMA controller accesses ~~to memory~~ the bus at idle periods of μP .
 - a. forcing an immediate disable
 - b. request a HALT and wait for acknowledgement
 - c. time the access to an idle cycle of μP .
4. DMA controller must generate the same signals produced by μP .
5. At the completion it causes an INT req. or shows it in its status register.

8257 Programmable DMA Controller



Upon receiving a DMA request

- i) Takes control of system bus.
- ii) DACK is sent
- iii) LSB on A₀-A₇, MSB is D₀-D₇ (ADSTB)
- iv) Generates appropriate I/O write-read and MEMR/MEMW signals to cause data transfer

3 kinds of operation:

- i) DMA read : Memory → output port
- ii) DMA write
- iii) DMA verify

Each channel has two 16-bit registers

- i) Address register address of first mem. loc.
- ii) Terminal count reg.

LS → 14 bits specify the # of DMA cycles.

bit 15	bit 14	
0	0	Verify
0	1	DMA write
1	0	DMA read
1	1	illegal


If N is the required number, load N-1 into

In normal mode DRQ₀ has the highest priority DRQ₃ the lowest.

DACK acts as chip selects for the peripheral requesting service.

When ADSTB has high-low transition, DB has A₈-A₁₅ on it.

During a DMA read, $\overline{I/O\ W}$ \overline{MEMR} are active
 " " DMA write $\overline{I/O\ R}$ \overline{MEMW} " "



Single byte transfer DMA cycle

4 clock cycles are used to transfer a byte.

2MHz clock ⇒ 500 kbytes/sec.

Normal software data transfer:

```

LXI D, COUNT
LXI H, BEGADD
BACK: MOV A, H
      OUT PORT
      INX H
      DCX D
      MOV A, D
      ORA E
      JNE BACK
    
```

56 clock cycles for one byte

\overline{IOR} & \overline{IOW} in master mode outputs
 " slave " inputs

$\phi - A_3$ in master mode outputs
 " slave " inputs
 to select 9 internal registers

\overline{CS} In master mode disabled
 To prevent the chip from selecting itself

TC Terminal Count
 Notifies the peripheral that the current DMA cycle is the last.

MARK (Mod 128) Denotes ^{every} 128 cycles.
 at every 128th cycle it is active

\overline{AEN} : Used to disable system bus & control bus. Must also be used to disable the selection of an I/O device when DMA address is on address bus.

Suppose DMA address 1BA7H is ^{on} address bus.
 In the mean time \overline{MEMR} & \overline{IOW} are active.
 What happens if you have a normal I/O port addressed at A7? \overline{AEN} should be used to disable it.


Register	Address	
	$A_3 A_2 A_1 A_0$	Ch ϕ DMA address port
	0 0 0 0	Ch ϕ TC port
	0 0 0 1	Ch1
	0 0 1 0	Ch1
	0 0 1 1	Ch2
	0 1 0 0	Ch2
	0 1 0 1	Ch3
	0 1 1 0	Ch3
	0 1 1 1	Mode Set Reg (write)
	1 0 0 0	Status Port (read)

LSB first
 MSB last

8257 has a F/L flip flop. This flip flop resets by hardware reset or by mode set.

Mode Set Register

Cleared by hardware RESET; is normally written after DMA address, TC count registers.



A "1" enables the corresponding channel.

RP: rotating priority bit after each DMA cycle, the priority changes, channel serviced will have the lowest priority.


EW: extended write bit \overline{MEMW} , \overline{IOW} signals will be longer.

TCS: TC stop bit (Automatic disabling of the channel when TC=0)

AL: Auto load bit

Ch2 registers will automatically be loaded with Ch3 registers after TC=0

Status Register




Update flag (is high during update cycle = auto loading takes place)

Set when TC=0, reset when it is read.


"In auto load mode"

Cpu must not change Ch3 registers when this bit is high.


If more than one channel requests service highest priority is recognized during the next transfer. Lower priority will be overridden



2/12/83



A simplified DMA Schematic



Example: Initialize a 8257 in order to read 256 bytes from the I/O port into locations 2000H-20FFH. Suppose that 8257 ports have addresses 70H-7BH.

```

B: DI
MVI A, 0 ; LSB of beginning address
OUT 70H ; for Ch 0
MVI A, 7BH ; MSB of beginning address
OUT 70H ;
MVI A, 0 ; LSB of 100H (count)
OUT 71H
MVI A, 1 ; MSB of 100H
OUT 71H
EI
MVI A, 01000000B ; Enable Ch 0
OUT 7BH
BACK: IN 7BH ; Status Port
ANI 00000010B
JZ BACK
...
JMP B
  
```


256 bytes of DMA inputting
 in some configurations needed.
 (the conf. at the back page doesn't need)

2. Data transfer control (data handshake)
3. Arbitration lines (Arbitrate which module gains control of the bus) If two modules attempt to transmit simultaneously a bus conflict may occur. Only one module at a time. Because of a bus conflict, bus drivers may burn out. If they are tri-state, (if O.C. nothing happens) Arbitration lines are typically O.C.

Bus HANDSHAKE :

1. Synchronous buses (clocked transfer, one byte per clock period.)
2. Asynchronous buses (unlocked)
3. Semisynchronous bus (one or more clock periods per transfer)

Synchronous bus :



- A Setup, decode and skew delay
- B hold and skew delay.

AM 9517 DMA Controller (Advanced Micro Devices)

An unmasked version of 8257
 Four registers per channel. The other two to keep the auto-load values.
 It has three different modes :

- Single Byte Mode "releases the bus after each byte transfer"
- Block (Burst) mode "like 8257"
- Demand Transfer Mode "Controls bus as long as DRREQ is active"

9517 can increment or decrement the address.

BUS INTERCONNECTIONS (Chapter 3)

Bus : A collection of signal lines that carry module to module communications.

Performance and reliability suffer as bus length increases
 In general three groups :

1. Basic information
 - a) Address (memory & I/O)
 - b) Data
 - c) Commands (Read/Write)

Decoders must make their outputs ready before the rising clock edge.
 ∴ Address must be stable beforehand.
 ⇒ decode delay.

Setup time Minimum amount of time a control signal has to be present on the input before the clock triggers the transfer.

Hold time : The minimum time data has to be held stable on the inputs after a clock change triggers the transfer.

Skew : is due to varying logic delays in a system, due to varying gate thresholds, or different ^{rise} and fall times

To compensate for skew addresses must be stable a maximum skew time earlier.

Clock period is determined by the slowest device in the system. If another device is faster, no advantage can be gained.

Advantage is that synchronous bus is a simple system, requires minimum hardware.


Minimum Bus Cycle Time =

$$T_{\text{setup}} + T_{\text{decode}} + 2T_{\text{skew}} + (T_{\text{hold}}, T_{\text{round trip propagation}})$$


5/12/83

Synchronous Bus :

Ex. M6800 Bus



Asynchronous bus :



Write

- i) Master Places address & data
- ii) After a delay ($T_{\text{skew}} + T_{\text{decode}} + T_{\text{setup}}$) MASTER is raised (got it)
- iii) When slave finishes reading SLAVE is raised (I've got it)

- iv) MASTER goes low (I see you've got it)
- v) SLAVE " " (I see you see I've got it)


Read

- i) Master Places address
- ii) After delay MASTER ↑ (send it)
- iii) After data is ready SLAVE ↑ (read it)
- iv) After reading data MASTER ↓ (I've got it)
- v) SLAVE ↓ (I see you got it)

- 1. Very reliable
- 2. Can deal with slow devices
- 3. But slower than synchronous bus.


Minimum cycle time = $T_{\text{setup}} + T_{\text{decode}} + T_{\text{hold}} + 2T_{\text{skew}} + 2T_{\text{round trip prop. delay}}$

Example PDP-11 Umbus



Semisynchronous Bus (Hybrid bus)


8080
8085
Z80



Split Cycle Bus




"Suitable for multiprocessor environment"
asynchronous bus.

VAX-780 System
Intel IAPX-432



ARBITRATION

Daisy Chain



Timing hazards

Low priority modules can be in one of three states

- 1* idle
- 2* has a pending REQ
- 3* Controlling the bus.

cannot be informed by single bit;
So two bits are needed.
REQ & GRANT are used
no timing hazard.


1. If GRANT is low, REQ is high \Rightarrow There is pending REQUEST but holder of the low priority modules has control.
 2. GRANT & REQ high \Rightarrow a low priority module is controlling the bus.
- After REQ is raised a low-to-high transition on GRANT is to be expected before taking control.

Suppose a module passes GRANT onto the next module whether or not there is a request assume #1 & #3 make REQ just after #2 finishes, #1 & #3 may try to control the bus at the same time.

To make it safe, a controller passes GRANT signal to lower modules only if it sees a REQ.
With short glitches it is not safe.

To make it even safer: 3 wire method

PDP-11 UNIBUS




1. When a Controller controls the bus, it makes ~~the~~ BUS BUSY.
2. If it requires the bus it makes REQUEST
3. Transmits GRANT when it detects REQ and inactive BUSY.
4. Passes GRANT to the next controller when the Controller has no pending REQ.
5. It takes control of the bus when
 - a) It has REQ itself
 - b) BUSY is inactive
 - c) Detects rising edge of GRANT

} Safer than two wire system with glitches.

ex \rightarrow A rising edge of GRANT signal when BUS is busy is ILLEGAL; should be ignored.

PROBLEMS WITH ASYNCHRONOUS SYSTEMS

In a flip flop setup time must be satisfied



If setup time is violated


- ① Flip-flop may enter a metastable state for (neither 1 nor 0).

an undetermined time, then relaxes to 0 or 1

- ② Q and \bar{Q} may oscillate in phase for an undetermined time, then relaxes to complementary values.


- ③ ~~Transition~~ time ~~time~~ spec may be violated.
 A worst case

- ④ A very short pulse may be transmitted




Interrupts three daisy chain

68000 arbitration



DEC PDP-11 Unibus

Data transfer for first transaction overlaps the arbitration for second.





DYNAMIC RAM INTERFACING

Dynamic Ram : 4164 (64Kbits)
4116 (16Kbits)


↑ outdated

if you need < 16K use static
> 16K use dynamic

9/12/83
Solutions to problems of asynchronous systems:
Use a single master clock:



dynamic RAM :



To write : Close S_1 & S_2 .

To read & refresh : Close S_3, S_4 & S_2


Minimum refresh rate : 1msec - 2msec.
(actual τ may be 1 second)

Data cells are arranged in matrix form. All bits in a row are refreshed when that row is addressed read.

4116 \Rightarrow 128 x 128 \Rightarrow 128 reads per 1 msec.

4164 \Rightarrow 256 x 256 \Rightarrow 128 reads per 1 msec.


4269E




Can be used if μP is not busy.

ii) Z80 Produces refresh address & control during the inactive times of μP .

v) Dynamic RAM chip itself may do the refreshing.





READ CYCLE




Different ways of refreshing :

- i) Special chips Intel 3242, MC3480
- ii) Use no arbiter, refresh during idle periods
68XX or 65XX use first half of the clock.
- iii) Software : A clock interrupt every 2 msecs μP reads all rows (128). Whole thing 12 msec.


REFRESH CYCLE



WRITE CYCLE





To generate $\overline{\text{CAS}}$ and Address multiplexing signal use a tapped delay line



- IOREQ
- MREQ
- RD
- WR
- RFRS
- ADDR

ADDR contains 7 bit counter value when RFRS is low (A₀-A₆)

Intel 3242




Should be generated externally to increment counter

12/12/83

Serial Interfacing

Least complex electrical interface
Few # of wires \Rightarrow low cost

A typical LSI chip:



buffering is required for performance


Bit times : 110, 150, 300, 600, 1200, 2400
bits/sec. 4800, 9600, 19200

Receiver samples at the middle of the bits if clocks of transmitter & receiver within 5% no problem.

To find middle of bits LSI chips use $\times 16$ clock.

- i) When high-to-low transition occurs, counter is cleared
- ii) Increments for each tick of $\times 16$ clock.
- iii) When it reaches 8, middle of start bit - if low \Rightarrow counter cleared.
- iv) Each time counter reaches 16 bit is sampled and counter is cleared.
- v) If stop bits are high, character is loaded into buffer.

RS-232-C Interface



Serial I/O

Asynchronous

Successive data at arbitrary times

Synchronous within the byte asynchronous between the bytes

Simpler, slower, more common

Error protection: Parity check; only odd # of errors can be detectable. NOT correctable

Synchronous

Specific time intervals determined by master clock.

Groups of bytes with control information at the beginning and at the end of the block.

Complex, faster



Better error protection for a given percentage of checkbits.

Asynchronous Protocols

* Electrical Conventions:

- i) RS-232-C (RST: Recommended Standard)
- ii) 20 mA current loop
- iii) RS-422, RS-423 & RS449

* Timing Conventions:



RTS \Rightarrow CTS

if modem is ready, modem sends CTS upon receiving RTS signal.

used in (Half duplex) systems


Can send only in one direction at a time

DSR : Comes from MODEM : MODEM is operational



DTR : Terminal is operational

\rightarrow may be connected to their power supplies

To connect terminals and computers without a MODEM:




Logic 1 < -3 V.
Logic 0 > 3 V.




20 mA current loop

20mA → logic 1
0 mA → logic 0







OPTOCOUPLER :




2kV - 3kV
isolation
can be achieved

RS422 & RS423




RS-449 Connector standard



SYNCHRONOUS INTERFACES

- i) No need for start & stop bits \Rightarrow increased data rate
- ii) Block oriented \Rightarrow control info, easily linked.
- iii) Higher data rate over longer distances
Sync. link can run at 500 kHz.
Must use RS-422 or coaxial links.




16/12/83

Synchronous interfaces :

- i) BISYNC (Binary Sync. Comm.) used by IBM
- ii) DDCMP (Dig. Data. Comm. Mess. Prot.) by DEC
- iii) HDLC (High Level Data Link Cont) used in new designs

BISYNC



SYNC characters can be inserted anywhere.


To differentiate control characters from data = DLE (10H)
 If a control symbol is to be treated as data, send a DLE before it.

SYNC, 50H, DESADD, SOURCADD, CONCAR, STX, 2DH, 3F, 10H, 03H, 10H, 02H, 10H, 10H, 03H, CHKBYT, SYNC, SYNC ...
 ETX

Select a SYNC pattern which cannot be obtained by rotating itself


Problem : Automatic insertion of SYNC characters between DLE and the following character, if it is supplied late.

Solution = Don't supply the DLE char. to interface until you're sure that the following char. is ready.



No idle char. allowed.

If µP cannot service in time; block will be aborted by abort seq.



1. Receiver retransmits what comes in if it is not the destination address. It keeps it, if it is the dest.
2. Remove the message from the loop, after it travels around the loop once. Destination point alters the message slightly to mark successful receiving.

NEWTALK LOOP = Transmitter sends all messages it has, then control passes to next. ⇒ waiting time may be high.

PIERCE LOOP = Small packets of message. ⇒ reassembled at receiver

Serial interfaces :

Crosstalk = Coupling between adjacent wires.

Problem in an asynch. system :
 If transmitter clock is faster than receiver clock,
 on transmitter : # of stop bits : 2
 on receiver # of stop " : 1

HDLC Protocol

A unique pattern is used for sync. (can never occur in bit stream)

FLAG PATTERN 01111110 six successive 1's no data sequence can contain this.

When a data contains five successive 1's, a false 0 is inserted

1111 1111


ABORT SEQUENCE

Receiver removes a 0 following five 1's -

If receiver can not respond fast enough, it should use CLR TO SEND or RTS.

INTEL 8251 : USART

Useful for Async or BISYNC



Break Det = (ASYNC Mode) (output) will go high if receiver input is low longer than two byte intervals.


Break : Low signal.

Syn det : (SYNC Mode) : If external synchronization is required, used as an input.


Programming 8251 :

Mode instruction, Command instruction, command inst, FIRST after reset.

with C/D = 1




In synchronous case :




Command instruction =

Controls DTR



Status

(C/D = 1) Read overrun error (if MC didn't read)



8251 Programming

Read from serial port, output to PORT1
Read from PORT1, output to serial port.

addressed at 80H & 81H



Asyng. Programming : (input clock $3.072/10 = 307.2$ kHz
19200 Hz.

INIT : MVI A, 11111010B ; 2 stop bits, even parity, 7 bit, 19200 Hz., asyng.
OUT 81H ; mode inst.
MVI A, 00100111B ; RTS & DTR active, REC, TRANS enabled.
OUT 81H

BACK : IN 81H ; read 8251 status
MOV B, A
ANI 00000001B ; TxRDY bit.
JZ REC
IN PORT2
OUT 80H ; data port
REC : MOV A, B ; status info.
ANI 00000010B ; RxRDY bit.
JZ BACK
IN 80H ; data port.
OUT PORT1
JMP BACK

Sync. Programming : Data between 1000H - 10FFH must be sent at
30.72 kHz.



INIT : MVIA, 10001100B ; single sync. char, internal sync., no parity, C.S.
; 8 bit/char. SYNC.

OUT 81H ; mode inst.
MVI A, 00010110B ; sync. character.
OUT 81H
MVI A, 00000011B ; trans enable, DTR active
OUT 81H

```

MVI C, 01H ; SOH
CALL SEND
MVI C, SRCABD ;
CALL SEND1
MVI C, DESADD
CALL SEND1
MVI C, MESNO
CALL SEND1
MVI C, 02H ; STX
CALL SEND

```

```

LXI H, 1000H ; pointer
LXI D, 0 ; checksum.

```

```

Back
MVI B, 0
MOV C, M
ORA A ; clear carry.
XCHG ; DE ↔ HL
DAD B ; HL ← HL + BC
XCHG ; DE ← checksum.
CALL SEND1
INX H ; pointer increment
MVI A, 0
CMP L ; if L is zero it is finished
JNZ BACK

```

```

;
MVI C, 03H ; ETX
CALL SEND
MOV C, E
CALL SEND1 } checksum.
MOV C, D
CALL SEND1 }
MVI C, 16H ; sync. char.
CALL SEND

```



```

SEND1: MOV A,C
        CPI 10H ; is it DLE?
        JZ SDDLE
        INC A
        CPI 03H ; if less, it is CHTR char.
        JNC NOPROB
SDDLE: CALL TRDY ; wait until TR ready.
        MVI A, 10H ; insert DLE.
        OUT 80H
NOPROB: CALL TRDY
        MOV A,C
        OUT 80H
        RET
TRDY: IN 81H ; status
        ANI 00000001B
        JZ TRDY
        RET

```


Control characters:
01H, 02H, 03H, 10H

↑ DLE character




Parallel Interfacing


8155
8255 PIO

High speed,
Simplifies interfacing to digital devices (nearby)



IEEE-488 Interface (HPIB) (GPIB).





Rising edge of \overline{NDAC} triggers rising edge \overline{DAV}
 Rising edge of \overline{NRFD} " falling edge "

Transmitter (talker)
 Receiver (listener)


One controller in the system

Controller starts the data transfer by commanding a talker to talk & a listener to listen.





- 1) \overline{ATN} made active
 Talker address (#2)
 Listener address (#4)
 \overline{ATN} passive.

2)



3)





Cont

\overline{ATN} on
 TALK ADD3
 LIST ADD5
 \overline{ATN} off → 3 & 5 transfer data

Remitiation of interrupted transfer (2 & 4) ← END (EOI)

\overline{ATN} on
 UNLISTEN
 SERIAL POLL EN
 TALK AD 3
 \overline{ATN} off → STATUS: transfer complete

\overline{ATN} on
 Serial Poll enable
 Talk ad 2
 Listen ad 4
 \overline{ATN} off → DEV 2 & 4 continues

Parallel Polling

\overline{ATN} on
 \overline{EOI} on → "end or identify"
 Data byte is sent: One bit is assigned for each device (up to 8 devices is possible)
 If more than 8 ⇒ devices can share the data bus bit, must be followed by a serial poll.


Interface functions =

- Source handshake : Send DAV, sense RFD & DA
- Acceptor " : Sense DAV, send RFD & DA
- Talker : Respond to talker ad. transmit streams of data; return status in response to serial poll.
- Listener : Respond to listener ad, receive streams of data return status in response to serial poll.
- Service req. : Send \overline{SRQ} to notify controller
- Remote/local : With \overline{REN} active, accept commands from bus.
- Parallel Poll : Respond with status when \overline{EOI} is active.
- Device Clear : Change to initial state.
- Device trigger : Perform a prespecified action
- Controller : Issues commands on the bus.

Intel 8291 ← Talker/Listener
 8292 ← Controller

Motorola - AMI - 68488
 Fairchild 96LS488

6821 PIA "programmable interface adapter"



Each port has data register
 data direction register ← each bit defines whether that bit is input or output.
 Control/status register.


Bits 1 & 0 of control word define

Bit 1	Bit 0	(6) Bit 7 of CW	IRQ
0	0	At \bar{L} CA1 (CA2) High	disabled
0	1	At \bar{L} CA1 (CA2) High	low
1	0	At \bar{L} CA1 (CA2) High	disable
1	1	At \bar{L} CA1 (CA2) High	low.

CA2 is input if bit 5 of CW is low.


If bit 5 of CW is high CA2 is output

BIT 4	BIT 3	CA1
0	0	Reset CA2 after read, set on active edge of
0	1	Reset CA2 " " , set after next clk. cycle
1	0	Reset CA2
1	1	Set CA2



8255 Intel 24 I/O pins.


- Three modes:
- Basic I/O without handshaking (Mode 0)
 - Unidirectional with " (Mode 1)
 - Bidirectional with " (Mode 2)



4 registers: Port A, Port B, Port C, Control word.

Mode 0



Ports A, B, C upper, C lower can be programmed to be output or input. Output data is latched.



ex: define A output, B input, Cupper in (lower out) (in mode 0)

CW \rightarrow 10001010



Mode 1:



②

↓ STB ⇒ IBF → 1

↑ STB ⇒ INTREQ ↑ ⇒ CPU READ ⇒ IBF → 0
INTREQ → 0



(WRITE)