





Tape Interface

541 2/1/84




Magnetic disk recording

MFM (Modified FM) (double density)



→ FM recording (Manchester encoding)
(Single density)




(to maintain synchronicity)

logic 1 : Flux transition in the middle of the window.

logic 0 : No transition in that window but flux transition between two.


GCR (Group Code Recording) :

Four data bits are encoded as a block of 5 code bits. 1's recorded as flux transitions, 0's as no transitions. No clock transitions.




Every block has at least one transition

Tracks and Sectors :



Hard sectoring :

Sectors are identified by extra holes.




Soft sectoring =

Sectors are identified by ID blocks at the beginning of sectors.


# of tracks	8"	5 1/4"
	77	(35) 40-80-160

Sector format = (Single Density)



Leader, Gap & Trailer are there to provide synchronization

Magnetic disk recording Bit shifting




Against bit shifting :

- (i) Control the flux density of the head during recording.
- (ii) Adjust the detection window for compensation

in floppy disk drive



(iii) Write bits later or earlier than the normal writing position.

All 3 techniques must be used in double density



8 counts data window
8 counts clock window


Single density data recovery circuit



6/1/84



LSI Floppy Controller Chips

- Western Digital 1771 1791
- Motorola 6843
- Intel 8271
- NEC 372,765 ← double density
- WESTERN DIGITAL 1791



Floppy Disk Drive Interface

8" drive 360 rpm
5 1/4" " 300 rpm



Four registers ; A1 A0


Command/Status Register	0 0	: to issue commands, to receive status
Track register	0 1	: holds track # (0, ... m)
Sector register	1 0	: holds sector # (1, ... n)
Data register	1 1	: holds read data, data to be written ...

IBM standard 3740 (8") 77 tracks, 26 sectors/track
128 bytes/sector → 256 bytes/sector

8" single density
8" double density

READ	WRITE
27.5 μ sec	23.5 μ sec
13.5 μ sec	11.5 μ sec

Time between DRQ & INPUT instruction



```


MVS A, 01H ; make D input high
OUT PORT1
MVI A, 84H ; read sector
OUT CPRT
LOOP: IN PORT2 ; dummy read to put into wait
      IN DPRT
      MOV M, A
      DCR B → INX H
      JNZ LOOP
  
```

11
17
7
5
4
10
49

24 μ sec.
12 μ sec.

CRT Controller

Floppy disk controller service time requirements



	T_1 max		T_2
	READ	WRITE	
8" single density	27.5 μ sec	23.5 μ sec	32 μ sec
double density	13.5 μ sec	11.5 μ sec	16 μ sec
5 1/4 single density	55 μ sec	47 μ sec	64 μ sec
double density	27.5 μ sec	23.5 μ sec	32 μ sec

T_2 is fixed.

80 x 24 chars. 1920

Frame rate = $\frac{1}{50}$ sec.

256 lines/frame = 24 lines x 10 + Margin (16)

For each line \Rightarrow 80 char/line x 8 dots/char = 640 dots/line

time for retrace \rightarrow 160 dots/line retrace period

800 dots/line

800 dots/line * 256 lines/frame * 50 sec/frame

= 10.24 MHz. frequency of dot clock.

\uparrow video bandwidth required



continue to previous week's example:



```

BACK: IN PORT2 ; dummy read    11
      IN DPOR1                11
      MOV M,A                  7
      INX H                    5
      INX H                    4
      DCR B                    4
      JNZ BACK                 10
                                48
    
```

2MHz clock: 24 μ sec
4MHz: 12 μ sec


DMA + FDC :





Interrupts

- i) Single level, single priority
- ii) Multiple " " " "
 → interrupting device sends a code.
- iii) Single level, multiple priority
 eg: dairy chain.
- iv) Multiple level, multiple priority




I/O CHANNELS (Processors)

- * **SELECTOR CHANNEL**: they can do very high speed transfer.
 eg. From/to DISKS
- * **MULTIPLEXER CHANNEL**: For slower I/O devices
 eg. printers
- * **Block MULTIPLEXER CHANNEL**:
 It multiplexes data at block level.
 eg. 2 disks at a time

12/1/84

Requirements of Bus System :


- i) Establish Communication Pathway
- ii) Well specified and documented
- iii) No unnecessary strict performance criteria.
- iv) Cost of the bus compared to computer system should be justified.
- v) Allow future expansions
- vi) Able to manufacture & test the bus without too much "hand tuning."




- TYPE A BUS : CPU ↔ MEMORY
 Data + Address
 ↓
 large (20 bits)
- B : CONTROLLER ↔ MEMORY
 small 4-16
- C } : No need mem addressing.
 D } medium (64)
 E } small (16)

TYPE	LATENCY (Time needed to start transfer)	BANDWIDTH
A	low	LARGE
B	HIGH	LARGE
C	MEDIUM	SMALL
D	MEDIUM-HIGH	SMALL-LARGE
E	"	"

Implementation of Buses



Alternative I




Alternative II

More costly, but peripherals may directly write/read memory.




PDP-11 FAMILY

11/20




18 bit address bus


11/45



11/70




32 bit mpk VAX



Steps to transfer data

- i) Arbitration ; Taking the control of bus
- ii) Data transfer
- iii) Error control




- How? - PRIORITY
- DEMOCRATIC
- SEQUENTIAL


- WHEN? - FIXED (Synchronous)
- VARIABLE

- check bits
- Acknowledgements
- Time out
- Retry
- Error logging

Bidirectional control :




8212 Port



Pin names :

- DI₁ - DI₈ : DATA IN
- DO₁ - DO₈ : DATA OUT
- DS₁ - DS₂ : DEVICE SELECT
- MD : MODE
- STB : STROBE
- INT : INTERRUPT (Active low)
- CLR : CLEAR (Active low)



Data latches are level clocked. That is, as long as clock is high, Q follows D, when the clock goes low, the data present

at the instance of the negative going edge is latched.

CLR : causes the data at all Ds or to zero. But this clear

Instruction types :


1. Transfer
2. Arithmetic
3. Logical
4. Shift and rotate
5. Indexing and counting
6. Bit manipulation
7. Looping
8. Branching
9. I/O communication and transfer.

addressing modes :

1. Direct addressing
2. Register addressing
3. Indirect (or deferred addressing)
4. Base addressing
5. Indexing
6. Auto incrementing / decrementing
7. Base page addressing
8. Current page addressing
9. Relative (or PC) addressing
10. Immediate (actually, this is not addressing)

frequently used 8080 instructions

1 byte instructions	MOV r1, r2 (Move register) $(r1) \leftarrow (r2)$
	MOV r, M (Move from memory) $(r) \leftarrow ((H)(L))$
	MOV M, r (Move to memory) $((H)(L)) \leftarrow (r)$
2 bytes	INX rp (increment register pair) $(rp) \leftarrow (rp) + 1$
	MVI r, data (Move immediate) $(r) \leftarrow (\text{byte2})$
3 bytes	MVI M, data (Move to memory immediate) $((H)(L)) \leftarrow (\text{byte2})$
	LXI rp, data16 (load register pair immediate) $(rh) \leftarrow (\text{byte3})$ $(rl) \leftarrow (\text{byte2})$



1 byte	ADD r (Add register) $(A) \leftarrow (A) + (r)$
	ADD M (Add memory) $(A) \leftarrow (A) + ((H)(L))$
	SUB r (Subtract register) $(A) \leftarrow (A) - (r)$
	SUB M (Subtract memory) $(A) \leftarrow (A) - ((H)(L))$
2 bytes	ADI data (Add immediate) $(A) \leftarrow (A) + (\text{byte2})$
	SUI data (Subtract immediate) $(A) \leftarrow (A) - (\text{byte2})$
3 bytes	LDA addr. (Load accumulator direct) $(A) \leftarrow ((\text{byte3})(\text{byte2}))$
	STA addr. (Store accu. direct) $((\text{byte3})(\text{byte2})) \leftarrow (A)$

2 byte	ADC r (add register with carry) $(A) \leftarrow (A) + (r) + (CY)$
	ADC M (add memory with carry) $(A) \leftarrow (A) + ((H)(L)) + (CY)$
	ACI data (add immediate with carry) $(A) \leftarrow (A) + (\text{byte2}) + (CY)$
	SBB r (subtract register with borrow) $(A) \leftarrow (A) - (r) - (CY)$
2 byte	SBB M (subtract memory with borrow) $(A) \leftarrow (A) - ((H)(L)) - (CY)$

XCHG (Exchange H and L with D and E)
 $(H) \leftrightarrow (D)$
 $(L) \leftrightarrow (E)$

CMP r (Compare register) $(A) - (r)$

"The content of register r is subtracted from the content of accumulator. The accumulator remains unchanged. The condition flags are set as result of subtraction"

CMP M (compare memory) $(A) - ((H)(L))$

CPI data (compare immediate) $(A) - (\text{byte2})$

CMC (complement carry) $(CY) \leftarrow \overline{(CY)}$

STC (set carry) $(CY) \leftarrow 1$

HLT (Halt)

NOP (No operation)

Logic instructions

1 byte	ANA r (And register) $(A) \leftarrow (A) \wedge (r)$
	ANA M (And memory) $(A) \leftarrow (A) \wedge ((H)(L))$
	ORA r (OR register) $(A) \leftarrow (A) \vee (r)$
	ORA M (OR memory) $(A) \leftarrow (A) \vee ((H)(L))$

2 bytes	ANI data (AND immediate) $(A) \leftarrow (A) \wedge (\text{byte2})$
	ORI data (OR immediate) $(A) \leftarrow (A) \vee (\text{byte2})$

1 byte	XRA r (exclusive OR register) $(A) \leftarrow (A) \oplus (r)$
	XRA M (exclusive OR memory) $(A) \leftarrow (A) \oplus ((H)(L))$

2 bytes	XRI data (exclusive OR immediate) $(A) \leftarrow (A) \oplus (\text{byte2})$
	CMA (complement accumulator) $(A) \leftarrow \overline{(A)}$

increment/decrement instructions

INR r (increment register) $(r) \leftarrow (r) + 1$
DCR r (decrement register) $(r) \leftarrow (r) - 1$
INR M (increment memory) $((H)(L)) \leftarrow ((H)(L)) + 1$
DCR M
INX rp (increment register pair)
DCR rp

1 byte	LDAX rp (load accumulator indirect) $(A) \leftarrow ((rp))$
	STAX rp (store accumulator indirect) $((rp)) \leftarrow (A)$
	LHLD addr (load H and L direct) $(L) \leftarrow ((\text{byte3})(\text{byte2}))$ $(H) \leftarrow ((\text{byte3})(\text{byte2}) + 1)$

only BC, DE can be used.

DAD (add direct pair to H, L)

Stack instructions :

PUSH rp. (Push)

$((SP)-1) \leftarrow (rh)$
 $((SP)-2) \leftarrow (rl)$
 $(SP) \leftarrow (SP)-2$

POP rp (Pop)

$(rl) \leftarrow ((SP))$
 $(rh) \leftarrow ((SP)+1)$
 $(SP) \leftarrow (SP)+2$

XTHL (Exchange Stack top with H and L)

$(L) \leftarrow ((SP))$
 $(H) \leftarrow ((SP)+1)$

SPHL (Move HL to SP)

$(SP) \leftarrow (H)(L)$

PUSH PSW (Push processor status word)

$((SP)-1) \leftarrow (A)$
 $((SP)-2)_0 \leftarrow (CY)$
 $((SP)-2)_1 \leftarrow 1$
 $((SP)-2)_2 \leftarrow (P)$
 $((SP)-2)_3 \leftarrow 0$
 $((SP)-2)_4 \leftarrow (AC)$
 $((SP)-2)_5 \leftarrow 0$
 $((SP)-2)_6 \leftarrow (Z)$
 $((SP)-2)_7 \leftarrow (S)$
 $(SP) \leftarrow (SP)-2$

POP PSW (Pop processor status word)

$(CY) \leftarrow ((SP))_0$
 $(P) \leftarrow ((SP))_2$
 $(AC) \leftarrow ((SP))_4$
 $(Z) \leftarrow ((SP))_6$
 $(S) \leftarrow ((SP))_7$
 $(A) \leftarrow ((SP)+1)$
 $(SP) \leftarrow (SP)+2$

Branching instructions of 8080


3 bytes { JMP addr (Jump) $(PC) \leftarrow (\text{byte3})(\text{byte2})$
 $J_{\langle \text{condition} \rangle}$ addr (Conditional jump)
 If (CCC); $(PC) \leftarrow (\text{byte3})(\text{byte2})$

1	1	C	C	0	1	0
low order addr				high order addr		


Condition	CCC
NZ - not zero (Z=0)	000
Z - zero (Z=1)	001
NC - no carry (CY=0)	010
C - carry (CY=1)	011
PO - parity odd (P=0)	100
PE - parity even (P=1)	101
P - plus (S=0)	110
M - minus (S=1)	111

Rotations


RCL (Rotate left) : $(A_{n+1}) \leftarrow (A_n)$; $(A_0) \leftarrow (A_7)$
 $(CY) \leftarrow (A_7)$




RRC (Rotate right) : $(A_n) \leftarrow (A_{n+1})$; $(A_7) \leftarrow (A_0)$
 $(CY) \leftarrow (A_0)$






RAL (Rotate left through carry) : $(A_{n+1}) \leftarrow (A_n)$; $(CY) \leftarrow (A_7)$
 $(A_0) \leftarrow (CY)$



RAR (Rotate right through carry) : $(A_n) \leftarrow (A_{n+1})$; $(CY) \leftarrow (A_0)$
 $(A_7) \leftarrow (CY)$




Generalised μP




① 6800 8 bit μP , MOTOROLA

1974, 5V supply, dissipation 500mW
Clock 1.2 MHz.



② 8085 INTEL

5 Volts, Clock: 3 MHz - 5 MHz.



④ NSC 800 NATIONAL

CMOS processor
Internal structure: Z-80
Bus structure: 8085
 ≤ 100 mWatts consumption

COURSE OUTLINE

1. Introduction to μ processors.
2. Review of number systems.
3. Review of hardware: logic components.
4. Typical μP 's: 8085, 6800, Z80, NSC800
5. μC system components: Memory devices and peripherals.
6. Interrupt and DMA.
7. Mass memory devices: Floppy disc drives, Cassette drives.
8. Keyboards and CRT terminals, printers
9. Development systems, aids in debugging, emulation
10. Hardware implementation and software implementation.
11. Single chip microcomputers
12. Analog microprocessors.

BOOKS

1. Adam Osborne / Introduction to μP 's.
2. 8080/8085 Assembly Language Programming.
3. MCS 80/MCS85 Family Users Manual / Intel Corp.
4. A. Lesa R. Zaks / μP Interfacing Techniques
5. Peatman / μC Based design.
6. L.A. Laventhol / Introduction to μP 's: Software, hardware, Programming / Prentice-Hall.

status required clock time

8085A Functional Units:

- 6 registers named:


B-C (can be used as 16-bit register complex)

D-E

H-L ← commonly used for addressing purposes.

high order byte
low order byte

- Program counter: (Auto incremented)
- Stack pointer: (Auto increment/decrement)
- Status register (flag register)



CY: Carry (1 denotes overflow)

AC: Auxiliary carry (Useful for BCD) → eg:
$$\begin{array}{r} 10101100 \\ + 01110100 \\ \hline 10010010 \end{array}$$

S: Sign of the number stored in the accumulator.

CY ↑ AC ↑

Z: Zero flag: Set if contents of A is zero.

P: Parity: Set if parity is even.

8-bit data transfer instructions:

(1,7) MOV r, s → r ← (s)

(2,7) MOV r, M } H-L register pair contains address of M.
(2,7) MOV M, r }

(2,7) MVI r, data

(3,10) MVI M, data

eg:
$$\begin{cases} \text{MVI H, 25H} \\ \text{MVI L, F2H} \\ \text{MVI M, DA}_3\text{H} \end{cases}$$

(4,8) LDA addr

(4,13) STA addr

eg:
$$\begin{matrix} 3A \\ 15 \\ 25 \\ 32 \\ 15 \\ 25 \end{matrix} \left. \begin{matrix} \\ \\ \\ \\ \\ \end{matrix} \right\} \begin{matrix} (A) \leftarrow (2515H) \\ \\ \\ (A) \rightarrow (2515H) \end{matrix}$$


(2,7) LDAX rp { D-E }
{ H-L }

(2,7) STAX rp.

8085A uses 6.25 MHz crystal and CLK output is equal to 6.25/2 = 3.125 MHz.

clock period: 320 nsec.

instruction fetch (opcode fetch) will take 4-6 period.



[Execution takes 1-5 MC's]

8085A-2: Clock frequency is higher. Period: 200 nsec (5,16)

INSTRUCTION SET OF 8085A

1 Byte instructions: There are 246 instructions.

Groups:

- (1) 8 bit data transfer instructions
- (2) 16 " " " "
- (3) 8 " arithmetic instructions
- (4) 16 " " " "
- (5) logic instruction group
- (6) Branch " " "
- (7) Stack, I/O, machine control instructions

Example

MVI D, 11H
MVI E, 22H
LDAX D
MVI H, 11H
MVI L, 23H
STAX H

16-bit data transfer instructions:

(3,10) LXI rp, data. 16 rp: BC, DE, HL, SP

eg: LXI D, 1122H

LHLD addr → (L) ← ((Byte 3)(Byte 2))
(H) ← ((Byte 3)(Byte 2)+1)

(5,16) SHLD addr (L) → ((Byte 3)(Byte 2))
(H) → ((Byte 3)(Byte 2)+1)

Example: MVI H, A5H
MVI L, D2H
SHLD 1122H : 1122H : D2
1123H : A5

XCHG: exchanges the contents of (HC, DE) register pairs